Abstract: The optimization of Timing and Physical Design Rule Checks (DRCs) is essential for the reliable performance of VLSI circuits. This paper presents a comprehensive approach for enhancing the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results